Manchester Encoder and Decoder with Clock Recovery Unit and Invalid Detector

Anjali.V P.Satishkumar

Department of Electronics and Communication, Amrita Viswavidyapeetham University, Amrita School of Engineering, Bangalore

vlsi.anjalivenugopal@gmail.com, psatishkumar123@gmail.com

Abstract

Communication has become a major part of our day to day life. The idea, knowledge or data that we have with us, is communicated over the world using some techniques. The data we send are in the form of bits or binary values (as 0s or 1s). To make the transmitting data robust, efficient and accurate we use some encoding/decoding techniques. One such coding technique is the 'Manchester coding' which comes under Digital Line Encoding and Decoding techniques that are widely used in Industrial applications. The transmission of data through communication buses and networks are generally in the form of binary digits (i.e. 0's and 1's). To avoid the DC term in the transmitting signal we are going for Manchester which makes a transition at the middle of each bit. This paper deals with the implementation of a Manchester Encoder and Decoder circuit along with invalid detection and clock recovery unit (CRU) using HDL (Hardware Description Language). This encoding technique is widely used in fields like Satellite Communication, Bio-medical applications, Servo systems, Magnetic recordings etc.

1. Introduction

The network is used for the communication of data from one station to another station. This can be through a physical (guided) medium where there exists solid path between the sender and the receiver or non-physical (unguided) medium where no solid path exists. The analog or digital data to be transmitted, travel through a communication media in the form of a signal. But, irrespective of the medium, the signal travelling through the channel becomes attenuated and distorted as the distance increases. Hence a technique must be adopted so that the transmission of data happens, such that the properties of the data signal and that of the transmission media will match; there by providing an efficient communication over the transmission media. There are two alternatives; the data can be either converted to digital or analog signal. What to be used depends on the situation and the available bandwidth and the source signal. One such digital coding technique is the Manchester Encoding/Decoding.

2. Manchester Encoding and Decoding

Manchester Coding is a common technique which comes under the Digital Data Coding. The term coding includes both Encoder and Decoding. Purpose of an Encoder is to convert the bits or data into a coded data and that of the Decoder is to recover the original data from the coded form. The Encoder is used along with the transmitter and the Decoder along with the receiver. Here each interval is divided into two halves. Therefore there will be a change of signal level at the middle of each bit.

A Rise transition (Low to High transition) at the input side corresponds to a binary One ('1') and a Fall transition (High to Low transition) corresponds to a binary Zero ('0'). Because of the transitions at the mid of the bit, there is no chance of occurrence of DC signal, i.e. continuous Zeros and Ones.

3. Encoder Implementation

The function of Manchester Encoder is realized using Combinational circuits. The design of the Manchester Encoder is shown in the Figure. 1 using three AND and one XOR gate.

Table 1. Huth Table for Waltenester Encoder					
Слоск	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE
DATA	0	1	1	0	1
BITS	10	01	01	10	01
TRANSITIONS	HL	LH	LH	HL	LH

The implementation is done using four logic gates. Function of Gate 1 is for clock gating. Gate 2 is for the ex-or operation of the data and the clock signal.





Gate 3 and Gate 4 forms the control circuitry for Reset and Encoder enable operation. The final output code_data will be in the form of High and Low transitions. The designed encoder can intake 8 bit serial data and corresponding to each bit, it codes and form the transitions.

4. Decoder Implementation

The function of Manchester Decoder is realized using Combinational and Sequential circuits. Combinational circuit includes logic gates for Reset and enable control actions along with the ex-or operation for the Clock recovery. The sequential circuit includes latches and flip flops for the transition detection function for Data recovery. This is designed without any input clock signal so that it can work at any data frequency. The basic block diagram of the Decoder unit is shown in Figure 2. First the Recovery of data must happen and depending on the recovered data and incoming code, we are recovering the clock signal.



Figure 2. Block Diagram of Manchester Decoder circuit

An additional circuitry is also provided which is used to detect the invalid code at the input. This unit will generate a High output signal whenever an invalid input comes and will generate a Low otherwise. This performs by continuously analyzing the state of the input code data.

5. Simulation Results

The programming of the Manchester Encoder and Decoder is done using Verilog Hardware Description Language and the simulation is done using Modelsim 6.4SE software. The simulation result of the Manchester Encoder is shown in Figure 3.



Figure 3. Simulation result of Manchester Encoder with a clock having 50% Duty Cycle

The input signals are the Clock, Clocken, Reset and the input data to be coded. The whole data to be coded comes in parallel format. The data is first serialized and then taken for encoding operation. The output bits are the Start bit which will be High at the converting stage and Low after conversion. Dout gives the Encoded output. The simulation result of Encoder with different clock frequency is shown in Figure 4.



Figure 4. Simulation result of Manchester Encoder with a clock having 25% Duty Cycle The simulation result of Manchester Decoder is shown in the Figure 5. The input and Output signals are declared as bits.



Figure 5. Simulation result of Manchester Decoder

The input code is given as bits. '01' indicates a Low to High transition and '10' indicates a High to Low transition at the input. '00' and '11' indicates invalid inputs which are a steady low and steady high signal respectively. The recovered clock is also shown in the form of bits. '01' indicates the correctly recovered clock with a Low to High transition and '00' indicates no recovery of the clock signal.



Figure 6. Simulation result of the top module of Manchester Encoder/Decoder

Figure 6 shows the simulation of Manchester top module including both the encoding and the decoding functions. During the working of Encoder, the Decoder will be in a disabled state and during the working of Decoder, all the output signals of encoder will be zero.

6. Conclusion

The main advantage of this work is that the implementation is done using Combinational and Sequential circuits which makes the design simpler, robust and easy to design. Also a combined implemention of the circuit is provided including Manchester Encoder and Decoder along with Invalid code detector and Clock recovery unit (CRU).

7. References

[1]. William Stalling, Data and Computer Communications, Eight edition, Prentice Hall, 2007, pp. 7, 121, 123.

[2].Behrouz A Forouzan, *Data Communication and* Networking, 3rd Edition, McGraw Hills, 2003, pp. 5, 81.

[3].Anton Ageev, "Manchester Decoder and Clock Recovery Module for FPGA prototype of active RFID Tag", Department of Electrical and Electronics and Department of Computer Science, University if California, Dec 31, 2009, pp. 2-10.

[4].Mohammad Hassan Ghaed, Reza Kazemi, "Design of an Online Clock Recovery System using PLL", 9th International Conference on Development and Application systems, Romania, May 22-24, 2008, pp. 103-106 [5].Shi Jingzhuo, Xu Yingxi, Shi Jing, "Manchester Encoder and Decoder Based on CPLD", IEEE International Conference on Industrial technology, 2008, pp. 1-5.

[6].Yu-Cherng Hung, Min-Ming Kuo, Chiou-Kuo Tung, Shao-Hui Shieh, "High speed CMOS Chip Design for Manchester and Miller Encoder", 5th International Conference on Intelligent Information Hiding and Multimedia Signal Processing, 2009, pp.588-541.

[7].Ibrahim A Khorwat, Nabil Naas, "A new hardware Implementation of Manchester Line Decoder", 69^t Conference on World Academy of Science, Engineering and Technology, 2010, pp. 1-5.

[8].Darshankumar C. Dalwadi, Bhargav C. Goradiya, Milendrakumar M. Solanki, Mehfuza S. Holia, "Performance evaluation of Power Spectral Density of different line coding technique", National Conference on Recent Trends in Engineering and Technology, May 13-14, 2011, pp.1-3.

[9].Daniel L. Martinez, Glendale, Roger D, "Clock Recovery circuit for Manchester Encoded data", Patent 5 245 635, Sep. 14, 1993.

[10].Hoke S. Johnson, Monte Sereno, "Method and Circuit for decoding a Manchester Code signal", Patent 5 023 891, June 11, 1991.

The IISTE is a pioneer in the Open-Access hosting service and academic event management. The aim of the firm is Accelerating Global Knowledge Sharing.

More information about the firm can be found on the homepage: <u>http://www.iiste.org</u>

CALL FOR JOURNAL PAPERS

There are more than 30 peer-reviewed academic journals hosted under the hosting platform.

Prospective authors of journals can find the submission instruction on the following page: <u>http://www.iiste.org/journals/</u> All the journals articles are available online to the readers all over the world without financial, legal, or technical barriers other than those inseparable from gaining access to the internet itself. Paper version of the journals is also available upon request of readers and authors.

MORE RESOURCES

Book publication information: http://www.iiste.org/book/

Academic conference: http://www.iiste.org/conference/upcoming-conferences-call-for-paper/

IISTE Knowledge Sharing Partners

EBSCO, Index Copernicus, Ulrich's Periodicals Directory, JournalTOCS, PKP Open Archives Harvester, Bielefeld Academic Search Engine, Elektronische Zeitschriftenbibliothek EZB, Open J-Gate, OCLC WorldCat, Universe Digtial Library, NewJour, Google Scholar

